High power transistor, laser, and LED 
Background
Motivation for this work is to provide an overview of eutectic die attach methods to help design and process engineers select equipment and processes for die and substrates that require high thermal dissipation and/or fluxless processes.
The challenge for designers is to make products more efficient but as devices become smaller the challenge continues to be maintaining die junction temperatures as power density increases. RF Power amplifiers approach 1,000 W/cm 2 while IGBT devices are approximately 100 W/cm 2 as shown in Figure 1 . The die sizes vary from product to product as well as the required packages to transfer and dissipate the die heat. Figure 2 shows examples of high power density packages. The fundamental problem remains the same as design and packaging engineers work together to move heat from the die to the environment as shown in Figure 3 . Each device in a stack has a thermal resistance.
High Power Density Devices
For example, Ɵ DA is the thermal resistance from the top of the die to the bottom of the die at the attach interface. This paper will focus on the thermal resistance of the interconnect material, Ɵ AS . From the equation in Figure 3 , it can be seen that thermal power transfer in the vertical direction is optimized by maximizing the thermal conductivity (k) and interface area (A), and by minimizing the interface thickness (x) with the objective of minimizing the temperature gradient (∆T). The entire assembly stack should be modeled mathematically in 3 dimensions, to help design engineers select suitable materials, geometries, and processes for each step in the assembly process.
Figure 3 -Thermal Transfer Stack with Interconnect Material between Die and Substrate
The material selection for substrates and die can have an enormous impact on the thermal performance of the assembly, as shown in Table 1 . The design and packaging engineer must consider thermal expansion, thermal conductivity, plus other mechanical properties of the interface that affect product performance and reliability. Both GaN and AlN have exceptional thermal conductivity of 130 and 140-180 W/(m*K), respectively and also have a relatively low Thermal Coefficient of Expansion (TCE) approaching that of Si. Pure metals have better thermal conductivity but a significantly higher TCE than GaN and AlN. Gold-Silicon Au(96.8)Si(3.2) has a thermal conductivity between 190-285 W/(m*K) with a TCE of 10-12.9 ppm/K and melts at a eutectic temperature of 363C. Gold-Tin, Au(80)Sn(20) is another common eutectic solder with thermal conductivity of 59 W/(m*K) and TCE of 16 ppm/K and melts at a eutectic temperature of 280C.
Eutectic Attach Overview
There are two main options for creating a eutectic attachment, as show in Table 2 .
In-Situ Reflow forms the interconnect by heating the interface to eutectic temperature while holding the die in place, one die at a time. The placement accuracy is dependent on the precision of the selected equipment. There are several methods to generate the required heat (temperature required for reflow as shown in Table 2 ).
Mass Reflow forms the interconnect after placing all die and then transporting the entire assembly or a batch of parts to a reflow oven to reflow all die at the same time during the same cycle. The final placement accuracy is dependent on surface tension and/or fixturing. Conductive in-situ heating of the assembly may be implemented using "steady state" (constant temperature) or "pulsed heat" temperature profiles, as shown in Figure 4 . Compared to a rather slow batch reflow oven process, the latter is used to heat the die or substrate quickly, hold temperature steady, then cool down quickly. A pulsed heat stage The packaging engineer must select a pick tool type (surface, 2-sided inverted pyramid, or 4-sided inverted pyramid), a temperature profile (steady state or pulsed), a scrub pattern if required, and suitable substrate and die plating, as shown in Figure 4 .
Figure 4 -Eutectic Die Attach Methods
The four columns in Figure 4 summarize each eutectic die attach method. The first column is for AuSi attach while the last three columns are for AuSn, based on the location of AuSn in the process flow. The AuSn may be plated on the die, plated on the substrate, or presented as a separate solder preform that requires a separate pick and place operation thus reducing throughput, unless the preform is already attached (tacked) to the die or substrate as part of an upstream process.
Row three in Figure 4 shows the anticipated heating method from the perspective of in-situ reflow. For example, AuSi can use a steady state temperature for the substrate and then bring each die in contact with the substrate while applying scrub during reflow. The same technique could be used for AuSn, as long as the die is plated with the AuSn, otherwise reflow may occur before the die is even placed onto the AuSn solder.
The application shown in Figure 5 is a AuSi attach where the substrate is held above the eutectic temperature while all four die are placed and scrubbed sequentially.
Since this is a serial operation, each die will see a different duration at temperature as the first die will be on the substrate longest. This will cause some variation in eutectic outflow (wetting) from die to die, which can be managed by reducing cycle time. For example, the ability to change pick tools on the fly clearly has an advantage over time consuming pick tool docking stations. The example shows a four-sided inverted pyramid pick tool for scrubbing in two directions and a two-sided pick tool for scrubbing in one direction only. Note that the eutectic process should be performed in a low oxygen environment to minimize oxidation and voiding. Three specific cases are described below to highlight the primary challenges and solutions in eutectic die attach assemblies for some of the following packages: AuSi (RFSOE) 16x63x4mil & 31x64x4mil, AuSn (P-Side Down) 12x10x12mil with preform using pulsed heat top down, and AuSn (ASIC) 453x274x12mil with preform using pulsed heat bottom up.
Case 1: AuSi (RFSOE) 16x63x4mil & 31x64x4mil
The specific case in Figure 6 photograph shows two die per die size. The eutectic process in this example uses a two-sided inverted pyramid pick tool to place both die with Au backside plating onto an RFSOE header with Au plating. The header is at a constant temperature during the eutectic attachment of the die. Each die is picked and then placed and scrubbed in one direction under a selected force to achieve the required solder coverage for fillet and voiding underneath the die. Requirements Accuracy 2mil at die edge Void <= 5%
Figure 6 -RFSOE Power Transistor example showing two Die sizes. The required placement accuracy of ±2mil is relatively easy to achieve with today's available die attach equipment. The eutectic solder coverage after destructive shear test for this case study is shown in figure 7 . Both die were bonded in the same package but the die on the right was above eutectic temperature for multiple minutes and illustrates the time at temperature dependency of eutectic attachment. The die shows a much wider wetting area (light gray zone) of the original solder fillet during bonding. Formation of the eutectic AuSi composition will continue if the die is held above eutectic temperature until the Au or Si is fully consumed. It is important to avoid excessive wetting as studies have shown that small voids, initially formed during eutectic attachment due to imperfections, contamination or gas entrapment, tend to grow with time at temperature.
The die on the left shows a more typical destructive shear test example with proper fillet and solder coverage underneath the die, shown as a flat gray zone along the perimeter of the die. This gray zone is a result of the scrub motion and eutectic solder outflow during reflow. Equipment requirements depend almost entirely on production volume needs:
Percent Voiding < 5%
Semi-Automatic - Figure 8 shows an example of a semi-automatic system with batch loading of die in GelPak™ and headers in matrix trays. The machine will automatically pick a header from the input tray and place it on a heater stage that is set at reflow temperature and encases the header in a cover gas environment. Each of the die are then picked from the GelPak™ and placed into the package using scrub and force. Once the package is completed, it is moved to an output tray. The build sequence is continued until all headers in the tray are completed. Figure 9 shows an example of a fully automatic system with SMEMA compatible [3] magazine loading and unloading of headers. The 4 different die are loaded in wafer frame or grip ring. Other configurations of wafer handler systems allow 6 different types of wafers in a single build operation. The magazine to magazine handler will automatically present a header into a heater stage bond station, often equipped with pre-heat stages to reduce temperature ramp-up time. This allows higher throughput than the semi-automatic system since the handler positions the header rather than the pick-and-place head. The handler provides the reflow temperature and encases the header in a cover gas environment. Each of the die are then picked from the wafer frame and placed into the package using scrub and force. Once the package is completed, the magazine to magazine handler will move it along towards the output magazine. The build sequence is continued indefinitely until no more headers are loaded in the loading magazine. The handler automatically heats and cools the headers during production. The physical samples in this case include a 6" wafer that contains a matrix of substrate devices upon which a laser die is solder attached. The wafer has fiducials for each individual substrate device with alignment targets and gold pads that are premetalized with AuSn eutectic solder. The laser die is 300µm long by 250µm wide by 125µm thick with backside (P-Side) gold plated pads for solder attach.
This specific details of the components used for this case are proprietary but a generic case is shown in Figure 10 . The example shows the alignment criteria and one possible implementation for Si wafer scale packaging. The actual image of the laser die is shown P-Side up so the details of the PSide are visible. The P-Side is referenced with a lookup camera followed by an alignment algorithm during the pick and place cycle. The pulsed heat tool is controlled through a temperature profile as shown in Figure 4 . This is not the profile used for production but it shows a representative shape. While holding the laser die in place on the heated wafer, the tool's temperature ramps from a background temperature to the eutectic reflow temperature, maintains the temperature during the reflow cycle, and then cools down to the background temperature by means of forced cooling.
The pulsed heat tool used to pick the laser die includes the following capabilities and benefits:
• Pulsed heat controller with real-time feedback and closed loop control
• Temperature up to 600C
• Temperature accuracy ±3C
• Fast ramp (up to 65C/s) -minimal overshoot
• Die is at high reflow temperature for a limited time only • Programmable 'point and click' profiling
• Real-time data logging of each profile execution The wafer assembly process steps include:
• Load wafer onto steady state heated stage and enter the wafer ID (identification, barcode, etc.) • Load laser die Gelpak™ (pre-flipped with PSide down) onto machine and enter the Gelpak™ ID (identification, barcode, etc.) • Automatically download the Wafer INPUT map describing available substrate sites for population • Repeat the following process for all substrate sites: -Vision find wafer at next available substrate site (per wafer INPUT map) -Vision find N-Side of next available laser die and pick it -Vision find P-Side of laser die on pick tool using lookup camera with laser alignment algorithm -Align and place laser die to substrate site -Apply bond force and initiate pulsed heat profile -Release laser die upon completion of pulsed heat profile including forced cooling cycle to below reflow temperature -Optional in the machine program:
use the machine vision system to make N-Side measurements of placement accuracy and store to a data file (allows real-time monitoring of placement accuracy during build cycle)
Wafer Scale -Considerations • P-Side down laser die attach is accomplished across multiple (1000X) substrates on a single wafer. Each laser die is pulsed heat reflowed at a vision guided substrate location and then removed from heat. Wafer scale laser die attach must consider the affects of both solder aging and accuracy consistency as lasers are attached across the entire wafer area on the bonding equipment.
• Solder aging at temperature is typically not considered for singulated substrates since the solder is exposed to temperature for a short duration of time only. When moving to wafer level substrates however, solder can be exposed to background temperatures over 200C for tens of hours depending on the number of bond sites and process throughput.
• Tables 3 and 4 provide a summary of the results from a study on the effects of exposure to time at temperature. A combination of time intervals at a background temperature of 230C was used to evaluate both non-reflowed solder and reflowed solder in completed assemblies. The study involved waiting the pre-bond time intervals and then attaching a set of 4 laser die each. These laser die sets were then sheared after waiting the post-bond time intervals. This particular test sequence allowed testing of solder exposure to temperature before laser die attach (0 to 72 hours), solder exposure to temperature after laser die attach, and a combination of both (0 to 96 hours = Prebond Attach Time + Post-bond Shear Time). Table 3 shows a reduction in average shear strength from 270 grams to a minimum of 189 grams over all aging conditions compared to zero pre-bond attach time and zero post-bond shear time. Visual inspection of the sheared samples showed no observable differences in solder joint quality at 60X magnification. Table 4 shows the effect on shear strength range for each data set. The data did not indicate a significant degradation of shear strength range for pre-bond attach time or post-bond shear time exposure.
Case 3: AuSn (ASIC) 453x274x12mil with Preform and Pulsed Heat Bottom Up
The die shown in Figure 12 are significantly larger than those presented in cases 1 and 2, and they are classified in eutectic solder processes as large die. The main challenges for large die are relatively void-free solder coverage under the die without creating too much or too little solder outflow past the fillet. Large die examples include the preforms of various compositions, shown in figure 12 .
Large die applications require optimization of preform volume, substrate base temperature, placement force, pulsed heat stage profile, and scrub pattern. The Top view illustrations compare the final solder coverage and flow as captured by means of acoustic microscopy. The "Excess Volume" view shows too much outflow which may be challenging if die are placed next to each other at a relatively close distance. The "Before" view shows the preform under the die before reflow and the "After" view shows the same die after reflow. This case was built using a foursided inverted pyramid pick tool with scrub in two directions and pulsed heat stage during reflow.
Large Die Eutectic
Although not shown in figure 13 , one can also use too little solder volume, resulting in voiding under the die and a poor fillet.
Figure 13 -Preform Sizing on Solder Outflow

Summary and Conclusion
In this paper we have provided an overview of eutectic die attach processes to help design and process engineers select equipment and processes for die and substrates that require high thermal dissipation and/or fluxless processes.
A background of eutectic die attach was presented along with various combinations of substrate and die plating materials.
Three specific cases were then presented to provide the reader with a range of real-world applications including setup and results: with preform using pulsed heat top down Case 3: AuSn (ASIC) 453x274x12mil with preform using pulsed heat bottom up
